Skip to end of metadata
Go to start of metadata

You are viewing an old version of this content. View the current version.

Compare with Current View Version History

« Previous Version 4 Next »

Revisions and Notes 

Date

Owner

Revision

Notes

Noam Weidenfeld

1.0

Table of Contents

<Comming soon>

Introduction

This User Manual relates to the SolidRun RZ/G2LC series

Overview

SolidRun’s SR-SOM- RZ/G2 family is a high-performance microsystem on module (S.O.M.) based on the highly integrated Renesas RZ/G2 family of products including the RZ/G2LC and RZ/G2L.

Highlighted Features

Supporting Products

Description

Block Diagram

The following figure describes the RZ/G2LC Blocks Diagram.

Features Summary

Following are the features summary of the SOM. Notice that some of the features are pinout multiplexed

Core System Components

RZ/G2LC SoC

The RZ/G2LC microprocessor includes a Cortex®-A55 (1.2 GHz) CPU, 16-bit DDR3L/DDR4 interface, and 3D graphics engine with Arm Mali-G31. It also has many interfaces such as camera input, display output, USB 2.0, and Gbit-Ether, making it ideal for applications such as entry-class industrial human-machine interfaces (HMIs) and embedded devices with GUI capabilities.

External Interfaces

General

The SOM incorporates three Hirose DF40 board-to-board headers.

The selection of the Hirose DF40 is due to the following criteria:

  • Miniature (0.4m pitch)

  • Highly reliable manufacturer

  • Availability (worldwide distribution channels)

  • Excellent signal integrity (supports 6Gbps)

    • Please contact Hirose or SolidRun for reliability and test result data.

  • Mating height of between 1.5mm to 4.0mm (1.5mm to 3.0mm if using 70-pin Board-to-Board header).

B2B Connector’s Signal Description

Mechanical Description

Documentation

  File Modified
Filter by label

There are no items with the selected labels at this time.

  • No labels